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Abstract: Impedance-source (Z-source) inverters are increasingly adopted in practice, where a high
voltage gain is required. However, issues like drawing a non-continuous current from the DC source
and ceasing the energy supply under DC source faults are also observed. In this paper, an embedded
enhanced-boost Z-source inverter (EEB-ZSI) is thus proposed to tackle the issues. The proposed
EEB-ZSI employs two DC sources, which enable the continuous input current and fault-tolerant
operations (e.g., open-circuit and short-circuit faults in the DC sources). The operational principles are
presented in detail with an in-depth circuit analysis. Moreover, the proposed EEB-ZSI is benchmarked
with prior-art Z-source inverters. Experimental tests further demonstrate the effectiveness of EEB-ZSI
regarding the continuous input current and flexible fault tolerance.
Keywords: impedance source converter; Z-source inverter; switched-inductor; fault-tolerant;
continuous input current
1. Introduction
Impedance source (Z-source) inverters are becoming promising in industrial applications, e.g.,
photovoltaic and fuel cell systems, because of their superior performance [1–7]. Conventionally, voltage
source inverters (VSI) can only operate in buck operation. To address this issue, Z-source inverters,
e.g., the Z-source inverter (ZSI) [8], with a larger boost ratio were introduced in the literature. Notably,
a shoot-through state is added into the traditional modulation algorithm. In addition, the application
of impedance-source inverters reduces the overall system cost and improves the efficiency as a
single-stage power conversion solution to some extent [7]. Nevertheless, ZSIs have certain drawbacks.
For example, they may draw a discontinuous input current, attain a large voltage stress across the
component, and result in a poor power quality [9]. These hinder the applications of ZSI systems to some
extent. Hence, tremendous efforts have been made in the literature to improve the performance and
applicability of ZSI, generally through topological innovations and advanced modulation algorithms.
As a representative topology among the prior-art ZSIs, the quasi Z-source inverter (qZSI) provides
an effective solution to the above drawbacks [10]. Thus, many explorations of the qZSI have been
presented in the literature in terms of modulation strategies to improve the efficiency and reliability.
At the same time, a vast array of impedance-source networks has been introduced to further
improve the boosting capability, while also addressing the above limitations. Clearly, increasing
the voltage gain could be attained by applying more passive components or active switches to the
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basic Z-source network, as indicated in Figure 1a. With this principle, switched-inductor (SI) or
switched-capacitor (SC) cells can be used to replace the inductors or capacitors in the original ZSI or
qZSI, thus leading to a higher boost ratio [11,12]. For instance, SI cells are placed in the qZSI to ensure
continuous input current and low voltage stress [13]. Nevertheless, more passive components makes
the inverter volume much larger compared to the basic Z-source inverter.
Additionally, the voltage gain can be increased by cascading the impedance-source networks.
To achieve superior performance in terms of boosting capability and low voltage stresses across the
components, the extended-boosted ZSI topologies were proposed in [14,15]. In addition, from [16],
several enhanced-boost ZSIs (EB-ZSI) in Figure 1b are presented, and an enhanced boosting capability
can be achieved in contrast to the topologies in [14,15]. However, the major drawbacks of these
topologies are discontinuous input current and large starting inrush current. It should be noted that
the performance of renewable energy systems is closely related to the input current waveform. In a
fuel cell system, high ripple input current might lead to an increment of the fuel consumption, so the
overall efficiency is degraded [17]. Moreover, the converters with continuous input currents are more
promising in PV systems considering the accuracy of the maximum power point tracking (MPPT) [18].
Therefore, the converters with continuous input currents are welcome to be applied in the low voltage
scenario to suppress the stress and improve the lifetime of the voltage source. Accordingly, a modified
qZSI inverter with two switched impedance networks was introduced in [19]. This topology features a
continuous input current and lower voltage stresses over the components due to its common ground
between the source and bridge.
(a)
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Figure 1. Two impedance networks feeding a conventional two level three phase inverter: (a) Z-source
network [8] and (b) enhanced-boost Z-source network [16]. Here, Vin is the input voltage, and D, C,
and L with subscripts represent diodes, capacitors, and inductors in the impedance network.
Furthermore, the DC current of the ZSI is normally chopped due to the existence of the diodes,
as observed in Figure 1a. To address this, embedded Z-source inverters were proposed [20–22],
as exemplified in Figure 2. It can be seen in Figure 2 that an embedded ZSI (E-ZSI) has two DC
sources, which are directly connected in series with the inductors of the conventional ZSI shown
in Figure 1a. In [22], the embedded sources were further developed into the asymmetrical and
symmetrical structures depending on the embedded source position, which can achieve implicit source
current or voltage filtering without extra hardware. Although the above embedded ZSIs can overcome
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certain drawbacks, which exist in the conventional Z-source inverter, no significant improvement can
be achieved regarding the boost capability.
V
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Figure 2. Example of an embedded Z-source inverter, where two identical DC sources are connected in
series with the inductors of the Z-source network shown in Figure 1a [20].
Beyond topological and modulation improvements, the fault-tolerant capability is of high concern
in practical applications to ensure the security of power supply. The prior-art impedance source
topologies with fault-tolerance capabilities were only paying attention to power switch failures.
For example, Ref. [23] introduced a topology that includes two symmetrical quasi-Z-source networks
and a T-type inverter. Then, the modified modulation scheme can be used to achieve the fault-tolerance
operations without applying additional phase legs to the main topology. In addition, Ref. [24]
introduced a modified topology, which can operate in the abnormal conditions by using two legs.
However, apart from switch failures, DC source failures may also occur practically, leading to system
shutdown and interrupted power supply. For instance, in PV applications, the two DC sources may
produce different currents due to shading [25]. Even for single-source impedance-source networks,
low DC voltage or open-circuit faults may happen. However, the above topologies have to cease
energizing the load in these cases. Thus, to ensure secure power supply, continuous input current, and
also high boost gain, advanced impedance-source networks should be developed for PV applications.
In light of all the previous limitations, this paper introduces a topology with continuous input
current and fault-tolerance capabilities, while maintaining a high boosting ratio. The proposed
embedded enhanced-boost Z-source inverter (EEB-ZSI) is based on the embedded Z-source and
switched impedance-source networks. Consequently, the proposed EEB-ZSI not only inherits the
superior high boost capability of the switched impedance inverters, but also achieves continuous
input current and lower voltage stress of the capacitors. Moreover, it is revealed in this paper that the
proposed EEB-ZSI can maintain a normal operation even if the DC sources are in abnormal conditions.
The rest of the paper is organized as follows. The operation principle, the comparison in terms of
boosting capability and voltage stress on switches and capacitors, among various topologies, and the
parameter design of EEB-ZSI are presented in Section 2. The fault-tolerant operation is then analysed
in detail in Section 3. Section 4 provides the experimental results to validate the effectiveness of the
theoretical analysis. Finally, the concluding remarks are presented in Section 5.
2. Proposed Embedded Enhanced-Boost Z-Source Inverter
As indicated in Figure 3a, EEB-ZSI has two DC sources, which are inserted into the
impedance-source network. In this section, the operation principle, the comparison of the boost
capability, the voltage stresses, and the design considerations are presented.
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Figure 3. Proposed embedded enhanced-boost Z-source inverter (EEB-ZSI) topology: (a) entire circuit
diagram, (b) equivalent circuit during the shoot-through state, and (c) equivalent circuit during the
non-shoot-through state.
2.1. Operation Principle
As observed in Figure 3a, two switched Z-source networks are arranged in a symmetrical way,
and there are two input voltage sources in the proposed EEB-ZSI.
All the inductors are defined as L1, L2, L3, and L4; all the capacitors are expressed as C1, C2, C3,
and C4; all the diodes are denoted as D1, D2, D3, D4, and Din.
Similar to the basic ZSI, the operation principle of EEB-ZSI can be classified into two states—the
shoot-through (ST) state and the non-shoot-through (NST) state. The equivalent circuits of EEB-ZSI in
the ST state and NST state are presented in Figure 3b,c, respectively. The same components in EEB-ZSI
are presumed to be the same parameters. Furthermore, the input DC source voltage in EEB-ZSI is
identical to the voltage being Vin/2. According to the topological symmetry, it can be obtained that
VC1 = VC2 (1)
Energies 2020, 13, 3408 5 of 16
VC3 = VC4 (2)
iL1 = iL2 (3)
iL3 = iL4 (4)
in which VC1, VC2, VC3, and VC4 are the corresponding voltages across the capacitors C1, C2, C3, and
C4 and iL1, iL2, iL3, and iL4 are the corresponding currents flowing through the inductors L1, L2, L3,
and L4. According to the previous analysis, there are two operation states:
ST State: In this case, Figure 3b shows that the DC side of the inverter is short-circuited by turning
on the switches in each inverter leg simultaneously. D1 and D2 are the ON-state with D3, D4, and Din
being reverse-biased during the ST state. The inductors are charged by the capacitors, and no power is
delivered to the AC side (the load). Then, it can be obtained that:
VC1 = VL1 = VC2 = VL2 (5)
where VL1 and VL2 are the voltage of the inductor L1 and L2 in the ST state. Based on Kirchoff’s voltage
law (KVL), the inductor voltages VL3 and VL4 can be expressed as:
VL3 = VC3 +
Vin
2
(6)
VL4 = VC4 +
Vin
2
(7)
According to the volt-second balance principle, they can be derived:
DVL1 + (1− D)VL1-NST = 0 (8)
DVL2 + (1− D)VL2-NST = 0 (9)
DVL3 + (1− D)VL3-NST = 0 (10)
where VL1-NST, VL2-NST, and VL3-NST are the inductor voltages on L1, L2, and L3, respectively, during
the NST state and D is the duty cycle. According to Equations (5)-(10), it can be derived that:
VL1-NST = −
D
1− D VC1 (11)
VL2-NST = −
D
1− D VC2 (12)
VL3-NST = −
D
1− D (VC3 +
Vin
2
) (13)
NST State: It can be observed from Figure 3c that D3, D4, and Din are the ON-state and D1 and
D2 are the OFF-state. During this state, the capacitors are charged, and the load is supplied through
the inverter. In addition, based on Figure 3c, the following equations can be derived by applying KVL:
VL1-NST + VC3 −VC1 = 0 (14)
VL1-NST + VL3-NST −
Vin
2
+ VC2 = 0 (15)
VL1-NST −
Vin
2
+ VpDC −VC3 = 0 (16)
where VpDC is the peak DC-link voltage. Substituting (11) into (14), then it can be obtained that:
VC1 = (1− D)VC3 (17)
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Then, the capacitor voltage VC3 and the peak DC-link voltage V
p
DC can be given as:
VC3 =
1
2D2 − 4D + 1 ·
Vin
2
(18)
VpDC =
1− D
2D2 − 4D + 1 ·Vin = B ·Vin (19)
where:
B =
1− D
2D2 − 4D + 1 (20)
is the boost factor. Therefore, the average DC-link voltage VDC of the inverter can be expressed as:
VDC =
(1− D)2
2D2 − 4D + 1 ·Vin (21)
The peak of the inverter output voltage VpAC can be given as:
VpAC =
MVpDC
2
=
MBVin
2
=
GVin
2
(22)
in which G is the buck-boost factor and M is the modulation index. Then, the buck-boost factor can be
obtained in regards to M as:
G = MB =
M2
2M2 − 1 (23)
Following the above analysis, the relationship between the inductor currents and the peak DC-link
current iPN can be obtained as:
iL1 = iL2 =
1− D
2D2 − 4D + 1 · iPN (24)
iL3 = iL4 =
(1− D)2
2D2 − 4D + 1 · iPN (25)
2.2. Boost Capability Comparison
Figure 4a presents the relationship of the boost factor versus the ST duty ratio among
conventional ZSI [8], embedded-ZSI (E-ZSI) [20], diode-assisted ZSI (DA-ZSI) [15], switched-inductor
ZSI (SI-ZSI) [11], EB-ZSI [16], and EEB-ZSI. This can be observed in Figure 4a, where the boost factor
of EEB-ZSI is much larger than the other selected ZSIs owing to the extra inductors except EB-ZSI.
Moreover, Figure 4b presents the relationship between the voltage gains of the selected topologies and
the modulation index. The voltage gain of EEB-ZSI is higher than most of the topologies in certain
ranges of the modulation index. It should be pointed out that the power quality is associated with
the modulation index, and better quality might be achieved with a high modulation index. Thus,
to achieve the same voltage gain, EEB-ZSI and EB-ZSI can have a higher modulation index when
compared with other topologies.
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Figure 4. Comparison of the selected Z-source networks: (a) boost factor versus the shoot-through
duty-ratio D and (b) voltage gain versus the modulation index M (ZSI [8], embedded-ZSI (E-ZSI) [20],
diode-assisted ZSI (DA-ZSI) [15], switched-inductor ZSI (SI-ZSI) [11], and EB-ZSI [16]).
2.3. Voltage Stresses Comparison
Apart from the superior boost capability of the proposed EEB-ZSI, lower voltage stresses of
EEB-ZSI are another advantage, as shown in Figure 5. The voltage stresses are specified as the
proportion of the peak DC-link voltage and capacitors’ voltages to the minimum DC voltage [26].
In Figure 5a, the proposed EEB-ZSI has lower voltage stresses across the switches than other selected
ZSIs. Moreover, Figure 5b presents a comparison regarding the capacitor stress between EB-ZSI and
EEB-ZSI. Here, the stresses across the capacitors in EEB-ZSI are lower than EB-ZSI under the same
voltage gain, and thus, the performance in terms of cost and size can be improved by applying the
capacitors with lower ratings. Additionally, Table 1 summarizes the benchmarking results in terms of
boost factor, voltage gain, switch stress, and capacitor stresses.
Table 1. Benchmarking of selected impedance source inverters.
Symbol ZSI [8] E-ZSI [20] DA-ZSI [16] SI-ZSI [16] EB-ZSI [16] EEB-ZSI
Boost Factor B 11−2D
1
1−2D
1
1−3D
1+D
1−3D
1
2D2−4D+1
1−D
2D2−4D+1
Voltage Gain G M2M−1
M
2M−1
M
3M−2
2M−M2
3M−2
M
2M2−1
M2
2M2−1
Switch Stress Vs
GVpDC
2− 1G 2−
1
G
2G
3G−1
√
9G2−4G+4+2−3G
2
8G
(
√
8G2+1+1)
2−8G2
2G−1
G
√
G
2G−1
C1, C2 Stress
VC1
GVpDC
, VC2
GVpDC
NA NA NA NA 1+
√
1+8G2
4G
1
2
√
2− 1G
C3, C4 Stress
VC3
GVpDC
,
VC4
GVpDC
NA NA NA NA 1 1− 12G
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Figure 5. Comparison of the selected Z-source networks: (a) normalized voltage stress on the power
switches and (b) normalized capacitor voltage stress of the EB-ZSI and the proposed EEB-ZSI.
2.4. Inductor and Capacitor Design
Based on the previous analysis, the capacitors charge the inductors, and the inductor currents
increase linearly in the ST state. The inductor voltages during the ST state are presented as:
VL1 = VL2 = L
diL1
dt
(26)
VL3 = VL4 = L
diL3
dt
(27)
When the simple boost pulse-width modulation method is applied, there are two ST states in one
switching cycle. Thus, the time interval of one ST is DT/2. Then, the inductors can be designed as:
L1 = L2 =
D · Ts
4 · ∆iL1
·VpDC (28)
L3 = L4 =
D (1− D) · Ts
2 · ∆iL3
·VpDC (29)
with Ts being the switching frequency and ∆iL1 and ∆iL3 representing the ripple currents. Similarly,
the capacitors can be obtained as:
C1 = C2 =
D · Ts
2 · ∆VC1
· 1− D
2D2 − 4D + 1 · iPN (30)
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C3 = C4 =
D · Ts
2 · ∆VC3
· (1− D)
2
2D2 − 4D + 1 · iPN (31)
in which ∆VC1 and ∆VC3 are the voltage ripples for the capacitors C1, C2 and C3, C4, respectively.
Notably, the ripple voltage and current on the capacitors and inductors should be determined,
respectively. Subsequently, according to Equations (28)–(31), the inductors and capacitors of the
proposed impedance-source network can be designed.
2.5. Control Method
To implement the proposed EEB-ZSI in the PV systems, a basic control diagram is presented
in Figure 6. As discussed in [27,28], the impedance source inverters can be controlled by adjusting
duty cycle D and modulation index M. More specifically, in PV systems, the duty cycle can be used
to achieve the maximum power point tracking (MPPT) of the PV panel; meanwhile, the modulation
index is used to control the inverter output power. As shown in Figure 6, two separate PV panels
have the same input voltage Vin and current iin assuming that they operate under the same condition.
By measuring Vin and iin, the MPPT can be achieved to generate the required voltage signal V∗in [29].
Then, the duty cycle can be obtained from a proportional-integral (PI) controller. In addition, the control
algorithm of the inverter side is similar to the conventional voltage source inverter. By transforming
the grid/load side voltages and currents from the abc frame to the dq frame, the switching states can
be determined according to the active power and reactive power closed-loop control based on the PI
controllers [30].
L
filter
EEB-ZSI
network
Two-level
inverter
PV panel
PV panel
Vin
Vin
D
iin
iin
Local Load
Grid
i
abc
v
abc
SPWM
Switching states
Power 
calculation
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dq
dq
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abc
dq
PLLq
q
v
d
i
qiq
i
d
i
d
v
q
PI
PI
P
o
Q
o
PI
PI
MPPT PI
*
oP
*
oQ
*
di
*
qi
*
dv
*
qv
*
inV
Figure 6. General control diagram for an EEB-ZSI-based PV system. (Po, P∗o , Qo, and Q∗o represent
the actual/required active power and the actual/required reactive power; id, i∗d, iq, and i
∗
q are the
actual/required d-axis current components and the q-axis current components; vd, v∗d, vq, and v
∗
q are
the actual/required d-axis voltage components and the q-axis voltage components; vabc is the actual
three-phase voltage signals; iabc are the actual three-phase currents; θ is the phase angle from the phase
locked loop (PLL)).
3. Fault-Tolerant Analysis
Additionally, the fault-tolerant capability of the proposed EEB-ZSI under faulty modes is another
important advantage in comparison to other topologies. Detailed analysis under open-circuit (OC),
short-circuit (SC), and DC source unbalance conditions is performed in this section.
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3.1. Open-Circuit Analysis
Figure 7a presents the schematic of the EEB-ZSI under the OC condition, where one DC source
is open-circuited. Accordingly, Figure 7b,c presents the equivalent circuits in the ST and NST states.
It can be seen that C4 and L4 (red part) are not used for power transfer due to their disconnection from
the circuit. Moreover, D2 is in conduction mode, and D4 is in the OFF-state during these two operation
states. Then, the following equations are derived:
VpDC =
1− D
D2 − 3D + 1 ·
1
2
Vin (32)
G = M · B = M
2
M2 + M− 1 . (33)
Open
Circuit
dc-link
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(b)
(c)
i
PN
i
PN
L1 L3
Din
D1
D3
D4
D2
L2 L4
C1
C2 C4
C3
Vin/2iL1
iL2
iL3 iPN
ia
VC2 VC4
VC3
Vdc
Vdc
Vdc
Vab
VC1
L1 L3
Din
D1
D3
D4
D2
D2
L2 L4
C1
C2 C4
C3
Vin/2
L1 L3
Din
D1
D3
D4L2 L4
C1
C2 C4
C3
Vin/2
Figure 7. Circuit diagrams of the proposed EEB-ZSI under the open-circuit (a DC source) condition:
(a) system schematic, (b) equivalent circuit diagram during the shoot-through state, and (c) equivalent
circuit diagram during the non-shoot-through state.
By comparing Equations (20), (23) with (32), (33), it is clear that B and G under the OC condition
are lower than those of the normal operation condition. However, the duty cycle and the modulation
index can be modulated as needed to achieve the same boosting capability in both conditions.
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3.2. Short-Circuit Analysis
When an SC fault happens for one DC source, EEB-ZSI can still operate, and the equivalent
circuits are presented in Figure 8. In this condition, the operation is the same as that of the normal
condition. However, only half of the power can be provided compared with the normal output power.
Likewise, the peak DC-link voltage and voltage gain can be derived as:
VpDC =
1− D
2D2 − 4D + 1 ·
1
2
Vin (34)
G = M · B = M
2
4M2 − 2 (35)
Assuming that the input voltages from the two DC sources are identical in normal operation, the
boost capability in the SC condition is reduced by half as opposed to the normal operation.
Short
Circuit
dc-link
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(a)
(b)
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Figure 8. Circuit diagrams of the proposed EEB-ZSI under the short-circuit (a DC source) condition:
(a) system diagram, (b) equivalent circuit diagram during the shoot-through state, and (c) equivalent
circuit diagram during the non-shoot-through state.
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According to the above analysis, the boost factor and voltage gain for the EEB-ZSI are further
outlined in Table 2, and the corresponding relationship is shown in Figure 9. For a fair comparison,
the input DC voltages are the same. In contrast to the normal operation case with the same D and M,
the boosting capability of EEB-ZSI is greatly reduced due to the OC and SC faults. Nevertheless, the
fault-tolerant operation can be ensured by adjusting the duty cycle and modulation index. It is noted
that M should be decreased to meet the requirements of the normal condition if the faults happen,
which may lead to an unexpected power quality and efficiency reduction. Therefore, this paper only
discusses that the system rides through the DC faults by regulating the DC input voltage.
Table 2. Comparisons of the proposed EEB-ZSI under normal and fault conditions.
Normal Condition Open-Circuit Condition Short-Circuit Condition
B 1−D2D2−4D+1
1−D
D2−3D+1 ·
1
2
1−D
2D2−4D+1 ·
1
2
G−M G = M22M2−1 G =
M2
M2+M−1 G =
M2
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Figure 9. Comparison under normal and fault conditions: (a) boost factor comparison and (b) voltage
gain comparison.
3.3. Source-Unbalance Analysis
Considering the special scenario in PV systems, the DC voltages embedded in EEB-ZSI will be
different when the shaded PV modules are bypassed by diodes. In this case, the currents generated by
the PV panels remain the same (identical panels). Here, the two DC sources are denoted by V1 and
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V2. Clearly, the operation principle remains the same compared with the normal operation condition.
According to the above, the peak DC-link voltage is expressed as:
VpDC =
1− D
2D2 − 4D + 1 · (V1 + V2) (36)
In contrast to Equation (19), although the equation to calculate the boost factor is not changed, the
peak DC-link voltage is determined by the total voltage of the two sources. Therefore, the SC condition
can be treated as a special source-unbalance case.
4. Experimental Verification
To confirm the effectiveness of EEB-ZSI under normal and faulty conditions, the prototype was
built, and the experimental results are provided. The key parameters of the proposed EEB-ZSI in the
experimental tests are shown in Table 3. Three cases were carried out to validate the feasibility of
EEB-ZSI (i.e., normal operation and OC and SC (unbalance source) modes), and the M and D were
selected as 0.85 and 0.15 in the initial state.
Table 3. Parameters of EEB-ZSI.
Parameter Symbol Value
DC input voltage Vin 80 V
EEB-ZSI inductance L1, L2, L3, L4 640 µH
EEB-ZSI capacitor C1, C2, C3, C4 100 µF
Load inductance L f 6 mH
Load resistance R f 40 Ω
Switching frequency fs 5 kHz
Case 1: Under the normal condition, the input voltages of the proposed EEB-ZSI were the same,
and the experimental results are indicated in Figure 10.
According to Equation (20), B was 1.91, and the inverter output voltage and DC-link voltage
were boosted to 153 V (the peak). Figure 10 shows the experimental results for the proposed EEB-ZSI
under normal operation; the DC-link voltage was boosted from 80 to 150 V. The obtained experimental
result in terms of output voltage was lower than the theoretical value considering the parasitics of the
components. Moreover, iL3 kept a continuous output state, which verified the improvement in terms
of the continuous input current.
i
L3
i
a
V
dc
V
ab
Figure 10. Experimental results of the proposed EEB-ZSI under normal operation. (VDC (100 V/div),
Vab (200 V/div), iL3 (5 A/div), ia (2 A/div), time (20 ms/div)).
Case 2: When the EEB-ZSI operated under the OC condition, the experimental results were as
presented in Figure 11a. When M and D were in the initial state, the DC-link voltage was boosted to
60 V based on Equation (34), which matched with the results in Figure 11b. To further compensate
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the decreased voltage under the OC condition, M and D could be adjusted to one and 0.305 based on
the previous analysis. Moreover, it is clear in Figure 11a that the DC-link voltage and output voltage
increased to the required value. Meanwhile, the output power increased with the increase of the input
current (iL3), and the load current also increased compared to the initial state.
(a)
(b)
(c)
iL3
iL3
iL3
ia
ia
ia
Vdc
Vdc
Vdc
Vab
Vab
Vab
Figure 11. Experimental results of the proposed EEB-ZSI under abnormal conditions: (a) open-circuit
(OC) condition, (b) short-circuit (SC) condition, and (c) unbalanced-source condition (VDC (100 V/div),
Vab (200 V/div), iL3 (5 A/div), ia (2 A/div), time (20 ms/div)).
Case 3: This case was carried out under the SC (unbalanced source) condition. Compared to
the normal operation condition, the power was only supplied by one DC source. Therefore, the peak
DC-link voltage was boosted to 75 V in the initial state, which was half of the boosted voltage in normal
operation. After modulating M and D to one and 0.219, the required voltage level could be ensured, as
shown in Figure 11b. In addition, in terms of unbalanced source conditions, two DC sources provided
unbalanced power with two DC sources being 40 V and 20 V, respectively. According to Equation (36),
the boosted voltage was calculated to be 114 V, which was three-quarters of the boosted voltage in
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normal operation. Similarly, by changing M and D to one and 0.172, the boosted voltage was restored
to the normal level, as shown in Figure 11c.
5. Conclusions
In this paper, an embedded enhanced-boost Z-source inverter (EEB-ZSI) with continuous input
current and fault-tolerant capabilities was proposed. The operation principles were presented in
detail, where the proposed topology was also compared with the prior-art solutions. Compared
to the traditional embedded ZSIs and the enhanced-boost ZSI (EB-ZSI), the EEB-ZSI could realize
continuous input currents, while also maintaining a high conversion ratio. Additionally, the proposed
EEB-ZSI could tolerate the DC source faults with a relatively large boost ratio, where it could improve
the system continuity of operation. Extensive experimental tests also confirmed the claim that the
proposed EEB-ZSI was a promising impedance-source converter in terms of continuous input current,
high boosting ratio, and strong fault-tolerant capability.
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